BEST AVAILABLE COPY





GDU4/0404:



The Patent Office Concept House Cardiff Road Newport

South Wales


NP10 80 PEC'D 1 3 OCT 2004

WIPO PCT

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

Re-cist on under the Companies Act does not constitute a new legal entity but merely subject to company to certain additional company law rules.



Signed

Dated

1 October 2004

PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

Patents Act 1977

(Rule 16)

ents Form 1/77-1E PATENT

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in

to grant of a patent required in support of

any named applicant is a corporate body.

 a) any applicant named in part 3 is not an inventor, or there is an inventor who is not named as an

this request? (Answer 'Yes' if:

applicant, or

See note (d))

The Patent Office

Cardiff Road Newport South Wales NP10 8QQ

Your reference P34801-/ILI/KJO Patent application number 0322538.0 (The Patent Office will fill in this part) The Queen's University of Belfast Full name, address and postcode of the or of . University Road each applicant (underline all surnames) Belfast BT7 1NN United Kingdom Patents ADP number (if you know it) 772798001 If the applicant is a corporate body, give the . United Kingdom country/state of its incorporation "Phase Conjugate Circuit" Title of the invention Name of your agent (if you have one) Murgitroyd & Company "Address for service" in the United Kingdom Scotland House to which all correspondence should be sent 165-169 Scotland Street (including the postcode) Glasgow G5 8PL 1198015 Patents ADP number (if you know it) Priority application number Date of filing If you are declaring priority from one or more Country (day / month / year) (if you know it) earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number Date of filing Number of earlier application If this application is divided or otherwise (day / month / year) derived from an earlier UK application, give the number and the filing date of the earlier application 8. Is a statement of inventorship and of right Yes

		•
p- ents Form 1/77		
9.	Enter the number of sheets for any of the following items you are filing with this form. Do not count copies of the same document	
	Continuation sheets of this form	•
	Description	16 /
	Claim (s)	-
	Abstract	
	Drawing(s)	3+3
10	If you are also filing any of the following, state how many against each item.	
	Priority documents	-
-	Translations of priority documents	-
	Statement of inventorship and right to grant of a patent (Patents Form 7/77)	. .

Request for substantive examination (Patents Form 10/77)

Request for preliminary examination and search (Patents Form 9/77)

> Any other documents (please specify)

11.

I/We request the grant of a patent on the basis of this application.

Signature Murgitroyd & Company

25 September 2003

12. Name and daytime telephone number of person to contact in the United Kingdom

KEITH JONES

0141 307 8400

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

Patents Form 1/

1 Phase Conjugate Circuit

2

- 3 This invention relates generally to phase conjugate
- 4 circuits and specifically, but not exclusively, to
- 5 phase conjugate circuits containing phase locked
- 6 loop circuits.

- 8 Phase conjugation of a particular signal is useful
- 9 in numerous applications. One example is in retro-
- 10 directive antenna arrays, where an incoming signal
- 11 is automatically re-transmitted in the same
- 12 direction as it was incident on the array by
- 13 transmitting the phase conjugate of the incoming
- 14 signal. Another example is in LINC (Linear
- 15 Amplification using Non-Linear Components)
- 16 amplifiers, where an amplitude modulated signal is
- 17 firstly converted to a phase modulated signal and a
- 18 phase conjugate modulated signal before being

amplified by non-linear amplifiers. The two amplified signals are then recombined to provide an 2 amplified version of the original signal. 3 4 In both these applications obtaining the phase 5 conjugate of the incoming signal is an essential 6 part of the electrical circuit. 7 8 Phase conjugation circuitry, to some extent, has 9 limited the commercialisation of both Retro-10 directive antenna arrays and LINC circuit 11 architectures. For example, prior art phase 12 conjugate circuits for retro-directive arrays use a 13 heterodyning approach involving a signal mixer which 14 relies on a local oscillator (LO) operating at twice 15 the desired input RF (Radio Frequency) frequency. As 16 . the RF signal and the signal from the output IF 17 (Intermediate Frequency) ports are the same, or very 18 nearly the same, direct leakage from the RF signal 19 to the IF ports causes significant problems. In 20. addition the LO frequency must be twice the RF 21 frequency so that the down-converted IF output 22 signal is the phase conjugate of the RF input 23 signal. This can be disadvantageous when the RF 24 signal is required to be of very high frequency such 25 as for anti-collision vehicular radars operating at 26 77 GHz. In this case, the LO frequency would have to 27 be 154GHz which would be difficult to construct 28 using currently available technology. 29 30 LINC amplifiers suffer from general circuit 31 complexity in the phase conjugate sections.

- Subsequently, LINC amplifiers have not been 1 successfully operated at frequencies of greater than 2 a few 10's of Megahertz mainly for this reason. .3 4 Additional problems exist with the prior art 5 associated with phase conjugation circuitry 6 prominent amongst these are the requirement for: 7 sophisticated mixer balancing techniques required 8 to prevent unwanted leakage signals corrupting 9 the phase conjugation process. This leads to 10 weak output signal levels since conventional 11 mixer circuits are either passive (and therefore 12 lossy) or limited to the few dB conversion gain 13 that can be achieved with conventional active-14 mixers; and 15 the need for a local oscillator signal operating 16 at twice the RF signal (as mentioned above). 17 18 Other applications for retrodirective (self 19 tracking) array technology include simplex and 20 duplex communication with low earth orbiting, non-21 geosynchronous satellites and as a low cost means 22 . for automatic beamforming as required for modern 23 spatial division multiple access mobile phone 24 wireless communication systems. Further examples are 25 the use of a self-tracking array for automatic 26 alignment of ground stations with high altitude 27 communications platforms or in the creation of agile 28 radar crossection modification. 29 30
- 32 since first being proposed in 1922. Since that time,

Phase locked loop circuits have been widely used

PLL's have been used in instrumentation, space 1 telemetry and many other applications requiring a 2 high degree of noise immunity and narrow bandwidth. 3 4 A standard phase lock loop circuit comprises a phase 5 detector, a low-pass filter, and an oscillator, 6 usually a voltage-controlled oscillator (VCO). In 7 the case where the oscillator is a VCO, the phase 8 detector outputs a voltage proportional to the phase 9 difference between a PLL input and a feedback signal 10 from the output of the VCO. The low-pass filter acts 11 as an integrator and provides a filtered voltage 12 signal or an error signal which controls the VCO. 13 When the error signal is zero, the VCO operates at a 14 set frequency, known as the free running frequency. 15 When the error signal is not zero, the phase of the 16 PLL input and the feedback signal are no longer in 17 balance and the VCO reacts to the error signal by 18 modifying its output to track the PLL input. 19 20 It as an object of the present invention to obviate 21 or mitigate the problems identified above in 22 relation to phase conjugation circuits. 23 24 According to a first aspect of the present invention 25 there is provided a method of deriving phase 26 conjugation information from an input signal of a 27 given first frequency, the method comprising mixing 28 the input signal with the output of an oscillator 29 forming part of a phase locked loop (PLL) circuit 30 having a reference input signal of a second 31

frequency which is proportional to the first 1 frequency. 2 3 According to a second aspect of the present 4 invention there is provided a circuit arrangement 5 for deriving phase conjugation information from a 6 main input signal of a given frequency comprising: 7 at least one phase locked loop circuit 8 comprising a reference input signal, a feedback 9 signal, at least one phase detecting means and an 10 oscillator having a main output signal; 11 at least one heterodyne mixer; 12 wherein the phase detection means detects any 13 phase difference between the reference input signal 14 and the feedback signal and provides a phase control 15 signal to the oscillator, and the heterodyne mixer 16 mixes the main input signal and the main output 17 signal to provide the feedback signal. 18 19 Preferably the oscillator is a voltage controlled 20 oscillator (VCO). 21 22 Preferably the feedback signal is the up-converted 23 mixing product of the heterodyne mixer. 24 25 Preferably, the frequency of the reference input 26 signal is scaled to match the frequency of the 27 feedback signal. . 28 29 . Further preferably, the feedback signal is scaled. 30

Preferably, the phase detection means is a digital 1 phase detector. 3 In one form of the invention, the phase detection 4 means also detects any phase difference between the 5 main output signal and the reference signal thereby 6 creating a further phase locked loop. 7 8 Preferably, the phase detection means comprises: 9 a first phase detector which detects any phase 10 difference between the reference input signal and 11 the feedback signal; 12 a second phase detector which detects any phase 13 difference between the reference input signal and 14 the main output signal; 15 an integrator integrating the first phase 16 detector output; 17 a heterodyne mixer mixing the integrator output 18 and the second phase detector output; 19 wherein the mixer output is the phase detection 20 means output providing a control signal for the 21 oscillator. 22 23 In an alternative form of the invention, the phase 24 detection means comprises: 25 a first phase detection heterodyne mixer mixing 26 the reference input signal and the feedback signal 27 and having a first phase detection mixer output 28 wherein the first mixer output is the down-converted 29 mixing product of the first mixer; 30 a second phase detection heterodyne mixer 31 mixing the reference input signal and the first 32

phase detection mixer output and having a second phase detection mixer output wherein the second 2 phase detection mixer output is the down-converted 3 mixing product of the second phase detection mixer 4 and the phase detection means output providing a 5 control signal for the oscillator. 6 7 Embodiments of the present invention will now be 8 described with reference to the accompanying 9 drawings, in which; 10 11 Fig. 1 shows a schematic diagram of a frequency 12 offset phase conjugating phase locked loop (PLL) 13 circuit; 14 15 Fig. 2 shows a schematic diagram of a practical 16 implementation of the phase conjugating PLL circuit 17 of Fig. 1; 18 19 Fig. 3 shows a graphical representation of 20 experimentally derived phase angle of signals in the 21 phase conjugating PLL circuit of Fig. 2; 22 23 Fig. 4 shows a schematic diagram of an integrator 24 based phase conjugating PLL circuit; 25 26 Fig. 5 shows a schematic diagram of a heterodyne 27 mixer based phase conjugating PLL circuit. 28 29 Referring now to Fig. 1, a frequency offset phase 30 conjugating PLL circuit 100 has a main input signal 31 102 $(F_{in}+\phi)$ and a reference input signal 104 (F_{REF}) . A

```
reference divider 106 divides the reference input
 1
 2
     signal 104 and a main divider 108 divides a feedback
     signal 109 such that a phase detector 110 receives
 3
     the divided reference input signal and the divided
 4
     feedback signal at the same frequency. The phase
 5
     detector outputs a phase control signal representing
 6
 .7
     a phase difference between the reference input
 8
     signal and the feedback signal 109. A low-pass loop
     filter 112 filters, or integrates, the phase control
 9
10
     signal to provide a DC control signal. A voltage
     controlled oscillator (VCO) 114 receives the phase
11
     control signal and outputs a VCO signal 116 of a
12
13
    particular frequency (F_{VCO}) and a phase angle (\phi)
     determined by the phase control signal. The VCO
14
     signal 116 is also a phase conjugate signal of the
15
16 -
    main input signal 102 as explained below. A
    heterodyne mixer 118 mixes the VCO signal 116 and
17
18
    the main input signal 102 to produce the feedback
19
     signal 109 which in this case is filtered by a band
20
    pass filter 120 to allow selection of the up-
21
     converted mixing product of the mixer 118.
22
    The frequency offset phase conjugating PLL circuit
23
24
     100 works in the following manner:
25
26
    Up-converted Phase locked Loop without reference
27
    divider 106 and main divider 108
28
29
    Output of mixer 118 : F_{IN}+\phi + F_{VCO}+\phi
    Reference Input 104 : F_{REF} = F_{IN} + F_{VCO}
30
31
    At position C
                          : F_{IN} + F_{VCO} = F_{IN} + \phi + F_{VCO} + \phi
                          : F_{IN} + F_{VCO} - F_{IN}-\phi + F_{VCO}-\phi = 0
32
```

```
1
2
                         : F_{VCO} + \phi = F_{VCO}
   VCO signal 116
3
4
   Therefore, if F_{VCO} = F_{IN}, the VCO signal 116 is the
5
   phase conjugate of the main input signal 102.
    If F_{VCO} \neq F_{IN} then the VCO signal 116 is the offset
7
    phase conjugate of the main input signal 102.
8
9.
    The reference divider 106 and the main divider 108
10
    allow the possibility of reducing the required
11
    frequency of the reference input signal 104. The
12
    phase detector 110 is intended to detect any
13
    difference in phase between the feedback signal 109
14
    and the reference input signal 104.
15
16
     For example:
17
          F_{IN} = 1000Mhz
18
          F_{VCO} = 990Mhz
. 19
          F_{REF} = 10Mhz
20
          Input to Main divider (up-converted) = 1990Mhz
21
          Output from Main divider = 1990/9950 = 0.2MHz
 22
           Input to Reference divider = 10Mhz
 23
           Output from Reference divider = 10/50 = 0.2MHz
 24
 25
      Using this arrangement, the reference input signal
26
      104 at a much smaller frequency than the main input
 27
      signal 102 is required.
 28
 29
      Referring now to Fig. 2, a phase conjugating PLL
 30
      circuit 200, that is an experimental implementation
  31
      of the frequency offset phase conjugating PLL
  32
```

- 1 circuit of Fig. 1, is shown. A main input signal 202
- 2 and a reference input signal 204 are generated from
- 3 a first signal synthesiser 206. A phase shifter 203
- 4 is introduced to the main input signal 202 so that
- 5 the main input signal 202 has a different phase
- 6 angle than that of the reference input signal 204, A
- 7 first power splitter 205 splits the main input
- 8 signal 202 so that an oscilloscope 230 can visually
- 9 display the signal 202 without any losses. A
- 10 Philips® UMA1021M PLL chip contains a reference
- 11 input divider 210, a main input divider 212 and a
- 12 phase detector 214. In this example, the reference
- 13 input divider 210 divides the reference input signal
- 14 204 which is then inputted to the phase detector
- 15 214. The main input divider 212 divides a feedback
- 16 signal 216 which is then also inputted to the phase
- 17 detector 214. The phase detector produces a phase
- 18 control signal 218 which represents the phase
- 19 difference between the reference input signal 204
- 20 and the feedback signal 216. A loop filter 220
- 21 integrates the phase control signal 218. A unity
- 22 gain non-inverting summing amplifier 222 ensures the
- 23 phase control signal 218 is isolated from the phase
- 24 detector 214 and also allows the phase control
- 25 signal 218 to be offset as necessary. A Voltage
- 26 Controlled Oscillator (VCO) 224 has an output signal
- 27 226 at a predetermined frequency. The VCO can vary
- 28 the phase of the output signal 226 dependent on the
- 29 phase control signal 218. A second power splitter
- 30 228 allows the output signal 226 to be displayed on
- 31 the oscilloscope 230 without any losses within the
- 32 circuit 200. The output signal 226, when the circuit

200 is phase locked, is now a phase conjugate signal of the main input signal 202. A heterodyne mixer 232 2 mixes the output signal 226 and the main input signal 202 to produce the feedback signal 216. A 4 band-pass filter 234 filters the feedback signal 216 5 such that only the up-converted mixing product from the mixer 232 remains. A third power splitter 236 7 allows the feedback signal to be analysed by a 8 microwave transition analyser (MTA) 238 as well as 9 being connected to the main divider 212 without any 10 losses to the circuit 200. A second signal 11 synthesiser 240 provides a comparison signal 242 to 12 the oscilloscope 230 and the MTA 238 as required. 13 The main input signal 202 and the comparison signal 14 242 are phase locked to the reference input signal. 15 16 In use, the first signal synthesiser 206 synthesised 17 the main input signal 202 at a frequency of 1.05GHz 18 and the reference input signal 204 at 0.01GHz. The 19 phase shifter 203 introduces a different phase angle 20 to the main input signal 202 than that of the 21 reference input signal 204. The main input signal 22 202 is then viewed on the oscilloscope 230 via the 23 first power splitter 205. The main output signal 226 24 is generated by the VCO 224 at a frequency of 25 0.94GHz and is also viewed on the oscilloscope 230 26 via the second power splitter 228. The mixer 232 27 mixes the main input signal 202 and the main output 28 signal 226. The band-pass filter 234 ensures that 29 only the up-converted mixing product forms the 30 feedback signal 216 at a frequency of 1.99Ghz. The 31 feedback signal 216 is viewed on the MTA 238 via the

third power splitter 236. The main input divider 212 1 2 divides the feedback signal 216 by 9950 producing a 3 signal of 200KHz. The reference divider divide the reference input signal 204 by 50 to also produce a 4 signal of 200KHz. The phase detector 214 then 5 detects the phase difference between the divided 6 7 feedback signal 216 and the divided reference input signal 204 to produce the phase control signal 218 8 ٠9 which ultimately controls the VCO's 224 phase angle. 10 The second signal synthesiser 240 is used to 11 generate different signals as required for 12 comparison purposes. Therefore, the comparison 13 signal 242 is set to 0.94GHz for comparison with the 14 main output signal. As the comparison signal 242 is 15 phase locked to the reference input signal 202, the 16 main output signal 226 should be a phase conjugate 17 of the comparison signal and therefore the phase 18 difference can be measured to confirm this. To 19 measure the actual phase of the main input signal 20 202 after it had been phase shifted by the phase 21 shifter 203, the second synthesised source 240 is 22 set to produce a comparison signal 242 of 1.05GHz. 23 To further validate that phase conjugation was 24 operating correctly it was important that the feedback signal 216 had constant phase. The second 25 26 synthesised source 240 is set to produce a 27 comparison signal 242 of 1.99GHz and the MTA 238 28 used to analyse the feedback signal 216. 29 Referring now to Fig. 3 a graphical representation of a non-conjugated phase angle 302 (representing

30

31

32 the main input signal 202 of Fig.2) is matched

substantially equally and oppositely to a conjugated 1 angle 304 (representing the output signal 226 of 2 Fig. 2). A conjugation error 306 is also shown 3 representing the error in phase angle in the 4 conjugated angle 304. It can be clearly seen from 5 Fig. 3 that the conjugated angle 304 has only a 6 small conjugation error 306 at any time and that the 7 practical implementation circuit 202 effectively 8 produces a frequency offset phase conjugated output. 9 10 Referring now to Fig. 4, an alternative embodiment 11 of a phase conjugation PLL circuit 400 is shown. The 12 circuit 400 has a PLL 402 and a loop 404. A 13 reference signal 406 supplies a reference signal to 14 both the PLL 402 and the loop 404. The PLL 402 has a 15 first phase detector 408 which compares a first 16 feedback signal 410 with the reference signal 406. A 17 summer 412 receives a first phase error signal 414 18 and a second phase error signal 416 to produce a 19 composite phase control signal 418. A VCO 419 20 produces an output signal 420 with a phase dependent 21 on the phase control signal 418. A second heterodyne 22 mixer 422 mixes a main input signal 424 with the 23 output signal 420 to produce a second feedback 24 signal 426. A second phase detector 428 compares the 25 phase of the second feedback signal and the 26 reference signal 406 producing a second phase 27

detector output 430. An integrator 432 integrates

the second phase detector output 430 producing the

second phase error signal 416.

28

In use, the circuit 400 has a fast acting PLL 402 1 that establishes a frequency lock. The loop 404 is 2 relatively slower because of the integrator's 432 3 transfer characteristics. The loop 404 then forces 4 the output signal 420 to the conjugate phase of the 5 6 main input signal 424. 7 Referring now to Fig. 5, an alternative embodiment 8 of a phase conjugation PLL circuit 500 is shown. A 9 first heterodyne mixer 502 mixes a main input signal 10 504 and an output signal 506 to produce a feedback 11 signal 508. The feedback signal 508 is the up-12 converted mixing product of the first heterodyne 13 mixer 502. A second heterodyne mixer 510 mixes a 14 reference signal 512 with the feedback signal 508 15 16 producing an intermediate signal 514. The 17 intermediate signal 514 is the down-converted mixing product of the second heterodyne mixer 510. A third 18 heterodyne mixer 516 mixes the intermediate signal 19 514 with the reference signal 512 producing a phase 20 control signal 518. The phase control signal 518 is 21 22 the down-converted mixing product of the third heterodyne mixer 516. A VCO 520 produces an output 23 24 signal 506 with a phase dependent on the phase 25 control signal 518. 26 The operation of the circuit 500 is explained below. 27 28 Assuming that the circuit 500 is phase locked and 29 the main input signal (RF $_{\mbox{\scriptsize IN}}$) 504, the output signal 30 31 (RF_{OUT}) 506 and the reference signal (RF_{REF}) 512 are

32 all the same frequency ω .

```
The feedback signal 508 is RF_{
m F}, the intermediate
    signal 514 is RF_{I} and the phase control signal 518
2
     is RFc.
3
4
           RF_{REF} = \omega + \theta_{REF}
5
          RF_{IN} = \omega + \theta_{IN}
6
            RF_{OUT} = \omega + \theta_{OUT}
7
            RF_F = 2\omega + \theta_{OUT} + \theta_{IN}
            \text{RF}_{\text{I}} \ = \ \omega \ + \ \theta_{\text{OUT}} \ + \ \theta_{\text{IN}} \ - \ \theta_{\text{REF}}
 9
            RF_{\text{C}} \ = \ \theta_{\text{OUT}} \ + \ \theta_{\text{IN}} \ - \ \theta_{\text{REF}} \ - \ \theta_{\text{REF}} \ = \ \text{C}
10
            \theta_{\text{OUT}} = c + 2\theta_{\text{REF}} - \theta_{\text{IN}}
11
12
      In the equation above it is shown that the output
13
      signal phase is conjugated to the main input signal
14
      phase (\theta_{\text{OUT}} = -\theta_{\text{IN}}). The term c + 2\theta_{\text{REF}} represents a
15
      static phase error introduced by the reference input
16
      signal's 512 oscillator. The 2\theta_{\text{REF}} term may be
17
      trimmed removed by filtering. The term c represents
18
       the control voltage for the VCO 520 and therefore
 19
       will always be present except where the output
 20
       frequency is equal to the free-running frequency of
 21
       the VCO 520. The term c will change as the circuit
 22
       500 tracks changes in the main input signal 504
 23
       frequency.
 24
 25
       For retrodirective antenna arrays this does not pose
 26
       a problem as relative phase states are important,
 27
       not absolute phase states. For LINC type amplifier
  28
        applications any phase error caused by the term c
  29
        can be accounted for by a prior calibration process
  30
```

across the expected frequency operating range of the 2 circuit. 3 4 The circuit 500 can instantaneously phase conjugate 5 as the circuit is made up of heterodyne mixers and does not include integrators or phase detectors 6 7 which have a finite time determined by the loop 8 dynamics in order to establish a phase lock. As the 9 heterodyne mixers act as the phase detectors, the 10 circuit 500 can operate directly at the microwave 11 and millimetre wave frequencies without the need for 12 dividers or digital phase detection circuitry. 13

14




Figure 1 Frequency Offset Phase Conjugating PLL




Figure 2 Experimental Set-up for Phase Conjugating PLL





Figure 3 Frequency Offset Phase Conjugating Results






Figure 5 Mixer-based approach

PCT/0504/4045 23/9/04 MURLITAGED & CO.

THE PATENT OFFICE

1- OCT 2004

Received in Patents International Unit

©CT/GB2004/004045

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record.

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.